ABSTRACT A novel 1500 • C gate oxidation process has been demonstrated on Si face of 4H-SiC. Lateral channel metal-oxide-semiconductor-field-effect-transistors (MOSFETs) fabricated using this process have a maximum field effect mobility of approximately 40 cm 2 V −1 s −1 without post oxidation passivation. This is substantially higher than other reports of MOSFETs with thermally grown oxides (typically grown at the standard silicon temperature range of 1100-1200 • C). This result shows the potential of a high temperature oxidation step for reducing the channel resistance (thus the overall conduction loss), in power 4H-SiC MOSFETs.
I. INTRODUCTION
Silicon carbide (SiC) is the only wide band-gap semiconductor that can be thermally oxidised to form chemically and thermally stable silicon dioxide. This makes it a prime candidate for replacing silicon (Si) in metal-oxide-semiconductor (MOS) based power devices such as the MOSFET. The critical field of the 4H-SiC polytype is 10 times greater than Si. It follows that the drift resistance in a 4H-SiC MOSFET should be ∼400 times less than in a Si MOSFET for a given breakdown voltage.
The gate oxide of a SiC MOSFET is usually thermally grown in a dry or wet oxygen ambient. Typically, a standard quartz oxidation furnace (designed for Si) which is limited to a maximum operating temperature of 1100 • C-1200 • C is used. Since the oxidation rate of SiC is much slower than Si, oxidation is typically performed at the upper temperature limit [1] - [4] . However all reports have shown that the oxidation of SiC under these conditions results in the formation of a very high defect density near the oxide/SiC interface (near interface traps). It is believed that carbon dimer [5] and intrinsic oxide defects [6] , [7] are responsible. Energetically, these traps lie in the upper half of the 4H-SiC bandgap and become negatively charged when the MOSFET is on (i.e. when the p-substrate is inverted). Trap densities (D it ) of 2 − 4×10 12 cm −2 eV −1 at 0.2 eV from the conduction band edge (E c ) are typically extracted from high-low frequency capacitance-voltage (CV) measurements [1] , [2] . The charged D it , heavily degrades the channel mobility (via Coulomb scattering) to less than 10 cm 2 V −1 s −1 [1] , [8] . This results in the MOSFET having a high on resistance, negating the advantageous properties of 4H-SiC. Coupled with the low mobility is a high threshold voltage which reduces the gate overdrive of the device for a given gate voltage. Reducing the D it is therefore vital and a simple process to accomplish this is highly desirable. Efforts have mainly focused on passivating the traps after oxide growth with nitrogen or phosphorous. Nitrogen based post oxidation annealing (NO or N 2 O) reduces D it to 5×10 11 −1×10 12 cm −2 eV −1 , resulting in a peak field effect mobility of ∼40 cm 2 V −1 s −1 [1] , [2] , [9] . Phosphorous passivation results in a further reduction in D it and a peak mobility of 80 cm 2 V −1 s −1 , although the devices have a highly unstable threshold voltage [2] , [10] , [11] . Despite these improvements, much research into the dry oxidation of SiC is required, particularly at temperatures above 1200 • C. If higher temperatures are permissible, Kurimoto et al. [12] show that the D it can be reduced by increasing the oxidation temperature from 1200 • C to 1300 • C. X-ray photoelectron 2168-6734 c 2014 IEEE. Translations and content mining are permitted for academic research only.
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Previous work by the author shows that D it can be reduced to ∼ 2 × 10 11 cm −2 eV −1 by oxidising up to 1500 • C and 1600 • C under a low oxygen flow rate [14] . Although the D it values discussed here are likely to be underestimates due to limitations of the high-low CV extraction technique [15] , they serve as relative measures of the interface quality of oxides grown in different conditions. Therefore a high temperature oxidation process is encouraging for enhancing the channel mobility. In this work, dry thermal oxidation has been carried out at 1500 • C in an ambient of 7% oxygen and 93% argon. Lateral MOSFETs were fabricated and the field effect mobility extracted.
II. DEVICE FABRICATION
The substrates used in this work are 4 • off axis 4H-SiC N+ substrates supplied by Dow Corning. The lateral channel MOSFETs were fabricated on 2um thick p-epilayers grown by Norstel. The epilayers have an Al doping concentration of 1 × 10 17 cm −3 . The source and drain regions with a doping concentration of ∼10 19 cm −3 were formed by nitrogen implantation. Doses of 3 × 10 14 cm −2 at 40 KeV, 5 × 10 14 cm −2 at 90 KeV, 3.5 × 10 14 cm −2 at 150 KeV, 5 × 10 14 cm −2 at 220 KeV, 5 × 10 14 cm −2 at 290 KeV, and 9.5 × 10 14 cm −2 at 380 KeV at 650 • C were used to form box profiles. The dopants were activated at 1600 • C for 45 minutes. The gate oxide was grown at 1500 • C in a 7% O 2 and 93% Ar ambient to yield an oxide thickness of 34 nm. The wafers were ramped to and from this temperature under a high argon flow rate to minimise oxidation taking place during the ramps. A vertical tube furnace, purposely designed and built for high temperature SiC oxidation, was used in this work. The furnace tube and its furniture are made from high purity SiC. Gas flows into the tube are controlled by mass flow controllers. Windows for the source and drain contacts were patterned using a double exposure image reversal photolithography process followed by a BOE etch. The source and drain ohmic contacts were then formed by evaporating 10 nm Ti and 200 nm Ni, followed by a "lift off" in acetone and then an anneal for 2 min at 1000 • C in a rapid thermal annealing furnace. The gate contact area was patterned using the double exposure image reversal lithography process. Finally, 300 nm Al was evaporated followed by "lift off" in acetone to produce the gate contact. The channel length and width of the MOSFETs are 150 µm and 290 µm respectively.
The linear transfer characteristics were measured at room temperature with a drain bias of 10 mV. The oxide capacitance on each device was measured using a gate-channel split CV measurement with a measurement frequency of 1 kHz. Field effect mobilites as a function of gate voltage were extracted from this data set. Fig. 1 shows a typical gate-channel CV characteristic of a MOSFET. The oxide thickness of 34 nm was calculated from the oxide capacitance, assuming an oxide dielectric constant of 3.9. Fig. 2 shows the room temperature linear transfer characteristics and field effect mobilities of 3 devices. Threshold voltages are typically >5 V in un-passivated thermal oxides [1] , [3] , [13] which is attributed to the large negative trapped charge density near the oxide/SiC interface. The low threshold voltages observed here indicates a reduction in the trapped charge and exposure of positive oxide charge leading to a value less than the ideal. The reduction in trapped charge is reflected by the field effect mobility of ∼40 cm 2 V −1 s −1 which is significantly higher than previous reports of thermal oxides, including the 1400 • C process [1] , [13] . This indicates a reduction in Coulomb scattering. The logarithmic transfer characteristic of a device is displayed in Fig. 3 . The soft turn on in the sub-threshold VOLUME 2, NO. 5, SEPTEMBER 2014 115 region signifies a high interface trap density in the upper half of the SiC band gap. At −4 V the sub-threshold slope, S is ∼600 mV/Dec. This is substantially higher than the ideal value of 89 mV/Dec (assuming no traps). At −2.4 V, the subthreshold slope increases to ∼1600 mV/Dec as more traps nearer to the conduction band become charged. The subthreshold characteristic is shown more clearly in Fig. 4 with the D it of the MOSFET, calculated from the sub-threshold slope using [16] :
III. RESULTS AND DISCUSSION
where q is the electron charge, k is the Boltzmann constant, T the temperature and C b the depletion capacitance. In other studies of thermally oxidized 4H-SiC, values of ∼10 13 cm −2 eV −1 at this energy have been determined from admittance spectroscopy [6] , conductance-voltage measurements [15] , low temperature electrical measurements and photon stimulated electron tunneling experiments [7] . Thus the high temperature oxidation process reported here reduces the D it near the conduction band. This confirms that the enhanced mobility and low threshold voltage is due to a reduction in trapped charge near the oxide interface. It should also be pointed out that the substrate doping concentration of 1 × 10 17 cm −3 is roughly an order of magnitude greater than typically used for mobility studies on lateral channel MOSFETs. Since mobility decreases with increasing doping concentration [17] , [18] , the mobility here, at this relatively high doping concentration, is attractive for the development of real power MOSFETs.
IV. CONCLUSION
A novel high temperature oxidation process has been demonstrated on 4H-SiC yielding a lower D it than numerous literature reports of thermal oxides. Field effect mobilities of ∼40 cm 2 V −1 s −1 have been extracted from lateral channel MOSFETs. This is much higher than other reports of mobility in 4H-SiC MOSFETs with thermally grown oxides. The enhanced mobility is most likely due a reduction in trapped charge. This is also reflected by a reduction in threshold voltage from the transfer characteristics. The oxide capacitance and thickness was measured from a split CV measurement and the D it was extracted from the subthreshold characteristic. These two techniques, historically applied to Si MOSFETs, have the advantage of allowing direct measurements of the device parameters.
The findings in this work demonstrate that a high temperature oxidation step may be a promising process for reducing the overall on resistance in power 4H-SiC MOSFETs. High temperature oxidation is not a process used to fabricate Si devices therefore suitable furnaces are not currently standard tools in a power device fabrication facility. However, the principle demonstrated here, suggests this capability is beneficial for SiC device processing.
